Product Data Sheet

Industrial CFast Card

F-800 Series SATA Gen3 - 6.0 Gbit/s, SLC

Commercial and Industrial Temperature Grade

Date: Revision: January 27, 2022 1.03



Made in Germany

Contents

1.	PRODUCT SUMMARY
2.	PRODUCT FEATURES
3.	ORDERING INFORMATION
4.	PRODUCT DESCRIPTION
	4.1 Performance Specifications74.2 Current Consumption74.3 Environmental Specifications84.4 Regulatory Compliance84.5 Mechanical Specifications94.6 Reliability and Endurance94.7 Drive Geometry Specification10
5.	ELECTRICAL INTERFACE
6.	PACKAGE MECHANICAL 12
7.	ATA COMMANDS 13
8.	IDENTIFY DEVICE INFORMATION
9.	S.M.A.R.T. FUNCTIONALITY
	9.1 S.M.A.R.T. SUBCOMMANDS 17 9.2 S.M.A.R.T. READ DATA 18 9.3 S.M.A.R.T. Attribute Entry Structure 18 9.4 S.M.A.R.T. Attributes 19
10.	PART NUMBER DECODER
11.	SWISSBIT CFAST SATA SSD MARKING SPECIFICATION 22
	11.1 TOP VIEW 22 11.2 ВОТТОМ VIEW 22 11.3 PRINT ON THE LABEL 22
12.	REVISION HISTORY 23

F–800 Series – Industrial CFast Card 2 GBytes up to 64 GBytes

1. Product Summary

- Capacities: 2 GBytes, 4 GBytes, 8 GBytes, 16 GBytes, 32 GBytes, 64 GBytes
- Form Factor: CFast-Sized Solid State Drive (36.4 mm x 42.8 mm x 3.6 mm)
- Interface': SATA Gen3 6 Gbit/s (Gen2 3 Gbit/s and Gen1 1.5 Gbit/s backward compatible)
- Command Sets: Supports ATA/ATAPI-8 and ACS-4
- CFast 2.0 compliant
- Performance:
 - o Burst Transfer Rate: Up to 600 MBytes/s in SATA Gen3 6.0 Gbit/s
 - Read Performance: Sequential Read up to 319 MBytes/s, Random Read 4K up to 10,400 IOPS
 - Write Performance: Sequential Write up to 150 MBytes/s, Random Write 4K up to 6,800 IOPS
- Operating Temperature Range²:
 - Commercial: o °C to 70 °C
 - Industrial: -40°C to 85 °C
- Storage Temperature Range: -40 °C to 85 °C
- **Operating Voltage:** 3.3 V ± 5%
- Power typical @ 64 GByte:
 - Read (Active): 1,250 mW
 - Write (Active): 990 mW
 - o Idle: 195 mW
 - Slumber: 50 mW
 - o DEVSLP: 2.6 mW
 - Data Retention: 10 Years @ Life Begin / 1 Year @ Life End
- Endurance in DiskWritesPerDay (DWPD):
 - JEDEC Enterprise Workload: up to 4.5
 - JEDEC Client Workload: up to 32
- Shock / Vibration: 500 g / 20 g
 - High-Performance Dual Core 32-Bit Processor with Integrated, Parallel Flash Interface Engines:
 - o Single-Level Cell (SLC) NAND Flash
 - \circ Flexible BCH and GCC ECC engines provide superior error correction performance
- High Reliability:
 - Mean Time Between Failure (MTBF): > 2,000,000 hours @ 25°C
 - \circ Data Reliability: < 1 non-recoverable error per 10¹⁶ bits read
 - ο 30 µinch Gold-Plated Connector

¹ The verification of host system and storage device compatibility is in customer's responsibility. Swissbit can provide guidance and support on request.

² Adequate airflow is required to ensure the temperature, as reported in the S.M.A.R.T. data, does not exceed 120°C (industrial temperature drive) and 105°C (commercial temperature drive) respectively.

2. Product Features

- Dynamic and Static Wear Leveling
- Subpage Mode Flash Translation Layer (FTL)
- Optimized FW algorithms especially for high read access and long data retention applications:
 - Proven power fail management for highest reliability
 - Near Miss ECC technology Minimize the risk of uncorrectable bit failure over the product life time. Each read command analyzes the ECC margin level and refreshes data if necessary.
 - Read Disturb Management
 Read commands are monitored and the data is refreshed when critical numbers are reached.
 - Wear Leveling technology Equal wear leveling of static and dynamic data. The wear leveling assures that dynamic data as well as static data is balanced evenly across the memory. This guarantees the maximum write endurance of the device.
 - Data Care Management
 An interruptible background process controls the user data for read disturb effects or high temperature related retention degradation and refreshes data if necessary.
- Lifetime Enhancements
 - o Dynamic Bad Block Remapping
 - \circ Write Amplification Reduction
 - TRIM and NCQ Support
- ATA Security Feature Set Support
- DEVSLP Compatible
- In-Field Firmware Update³
- Enterprise-Grade Self-Monitoring, Analysis, and Reporting Technology (S.M.A.R.T.)
- End-to-End (E2E) Data Path Protection
- Advanced protection against radiation and soft-errors by SRAM ECC and low-alpha package
- AES-128/256 encryption support with CBC and XTS modes (on request)
- TCG Opal 2.0 and secure boot feature (on request)
- On-die temperature sensor
- Life Cycle Management
- Controlled "Locked" BOM
- RoHS 6 compliance
- Swissbit Life Time Monitoring (SBLTM) Tool and SDK



³ The support of In-Field FW update capabilities of host systems is recommended. Swissbit AG

3. Ordering Information

Table 1: Standard Product List

Capacity	Part number
2 GBytes	SFCA2048HxA04T0-t-MA-2y6-STD
4 GBytes	SFCA004GHxA04T0-t-DA-2y6-STD
8 GBytes	SFCA008GHxA01T0-t-DB-2y6-STD
16 GBytes	SFCA016GHxA01T0-t-QC-2y6-STD
32 GBytes	SFCA032GHxA02T0-t-QC-2y6-STD
64 GBytes	SFCA064GHxA04T0-t-QC-2y6-STD

x = product generation; t = temperature grade; y = firmware revision

Table 2: Available Part Numbers

Capacity	Commercial o°C to 70°C	Industrial –40°C to 85°C		
2 GBytes	SFCA2048H1A04T0-C-MA-216-STD	SFCA2048H1A04T0-I-MA-216-STD		
4 GBytes SFCA004GH1A04T0-C-DA-216-S		SFCA004GH1A04T0-I-DA-216-STD		
8 GBytes	SFCA008GH1A01T0-C-DB-216-STD	SFCA008GH1A01T0-I-DB-216-STD		
16 GBytes	SFCA016GH1A01T0-C-QC-216-STD	SFCA016GH1A01T0-I-QC-216-STD		
32 GBytes	SFCA032GH1A02T0-C-QC-216-STD	SFCA032GH1A02T0-I-QC-216-STD		
64 GBytes	SFCA064GH1A04T0-C-QC-216-STD	SFCA064GH1A04T0-I-QC-216-STD		



4. Product Description

The Swissbit F-800 Solid State Drive (SSD) leverages the CFast SATA industry-standard form factor and connectivity as well as support for AES encryption, end-to-end (E2E) security, and TCG OPAL standards. Combined with a SATA controller and Single-Level Cell (SLC) NAND flash technology, the F-800 realizes a robust non-volatile storage solution for today's embedded storage applications. A functional block diagram of the F-800 SSD is provided below in Figure 1.



Figure 1: F-800 SATA Functional Block Diagram

The F-800 SSD incorporates two existing industry standards into a single product: the CompactFlash[™] (CF) card form factor and the Serial ATA (SATA) interface commonly used with hard disk drives (HDDs) and SSDs. The interface consists of a female 7-pin SATA data connector and a female 17-pin power connector. Because standard SATA hard drives use male connectors, an adaptor is required to replace drives with CFast cards. CFast cards can be used to replace HDDs, SSDs, and Compact Flash[™] cards in applications requiring smaller form factors, high endurance, and the ability to withstand shock, vibration, extreme temperatures (-40°C to 85°C), high altitude, and rough environmental conditions. The Swissbit CFast[™] cards provide rugged storage for embedded and industrial systems where performance, data and system reliability, power fail protection, and flexibility are important design considerations.

The on-board SATA controller manages the interface between the host and the non-volatile NAND flash memory array. The controller is designed to support SATA Gen3 (6 Gbit/s) interface speeds and is fully backward compatible with SATA Gen2 (3 Gbit/s) and SATA Gen1 (1.5 Gbit/s) to enable the broadest possible range of platform compatibility. The controller utilizes two 32-bit RISC microprocessor cores, providing an optimum balance between read/write performance, Data Care Management and power fail protection.

Swissbit's F-800 SSDs deliver an impressive endurance by combining SLC NAND flash technology with a highend controller architecture, firmware and an optimized configuration. The SSDs are designed for applications requiring high data transfer rates (see Table 3: Read/Write Performance). This performance is achieved through the 2-channel NAND flash controller interface that supports ONFI and Toggle 2 (400 MT/s) interface speeds. In addition, the F-800 series features Swissbit's proven power fail safety and support for the ATA security feature set, NCQ, TRIM, advanced wear leveling, bad block management and in-field firmware updates.

The on-controller flexible BCH and GCC ECC engine provides superior error correction performance. This engine, combined with Swissbit's Data Care Management firmware, provides active data management strategies to ensure data integrity and extract the maximum possible endurance and reliability from the NAND flash array. These strategies include, but are not limited to, Global Wear Leveling, Adaptive Read Refresh, and Dynamic Block Remapping.

The risk of data loss as a result of an unexpected power fail event is mitigated using a robust sequence of voltage regulators, capacitors, and detectors designed to ensure a graceful shutdown of the controller and NAND flash array. The combination of hardware and firmware power fail features prevents the possibility of resident data being corrupted during an unexpected power failure.

Swissbit AG Industriestrasse 4 CH–9552 Bronschhofen Switzerland

TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact

Related Documentation

- Serial ATA International Organization Serial ATA Revision 3.0 (<u>http://www.serialata.org</u>)
- Serial Transport Protocols and Physical Interconnect (ATA/ATAPI-8) (<u>http://www.t13.org</u>)
- AT Attachment Interface Document, American National Standards Institute, X3.298–1997
- CFast™ Specification Revision 2.0-12/04/2012

4.1 Performance Specifications

The F-800 sequential and random read/write performance values are detailed in the following Table 3.

Capacity	Sequential Read (MBPS)	Sequential Write (MBPS)	Random Read 4K (IOPS)	Random Write 4K (IOPS)
2 GBytes	64	47	8,100	4,400
4 GBytes	64	48	7,300	4,400
8 GBytes	268	99	7,300	4,000
16 GBytes	319	140	10,400	6,800
32 GBytes	317	150	10,400	6,700
64 GBytes	318	150	10,400	6,700

Table 3: Read/Write Performance⁴

4.2 Current Consumption

The drive-level current consumption as a function of operating mode is shown in the following Table 4.

Capacity	Sequential Read	Sequential Write	Random Read 4K	Random Write 4K	ldle	Slumber	DEVSLP	Unit
2 GBytes	145	195	142	160	57	13.5	0.7	
4 GBytes	150	195	145	160	57	14.5	0.7	
8 GBytes	300	230	190	185	59	15	0.8	m۸
16 GBytes	320	275	190	195	59	15	0.8	ша
32 GBytes	345	295	210	210	59	15	0.8	
64 GBytes	380	300	200	220	59	15	0.8	

Table 4: Typical Current Consumption⁵

Current values are typical and has +/-5% tolerance. Max current consumption according to CFast specification (Power level o). Host shall support same power level.

Typically 5 minutes after power on or 30 days permanent operating, the device performs a background data care management, that needs up to 310mA.

and SATA transfer rate 6Gb/s.

⁴ The values are measured using Crystal Disk Mark 7.0.0. Performance depends on flash type and number, file/cluster size, burst speed, and previously executed workload and can vary in some range. A cluster size of at least 32kB is recommended for highest performance.
⁵ All values are the typical values recorded running Crystal Disk Mark 7.0.0 for read/write operations at 25 °C, with nominal supply voltage



4.3 Environmental Specifications

4.3.1 Recommended Operating Conditions

The recommended operating conditions for the F-800 SSD are provided in the following Table 5.

Table 5: Recommended Operating Conditions⁶

Parameter	Value
Commercial Operating Temperature	o °C to 70 °C
Industrial Operating Temperature	-40 °C to 85 °C
Power Supply V _{cc} Voltage	3.3 V ± 5%

4.3.2 Recommended Storage Conditions

The recommended storage conditions are listed in the following Table 6.

Table 6: Recommended Storage Conditions⁷

Parameter	Value
Commercial Storage Temperature	-40 °C to 85 °C
Storage Temperature	-40 °C to 85 °C

4.3.3 Shock, Vibration and Humidity

The maximum shock, vibration and humidity conditions are listed in the following Table 7.

Table 7: Shock, Vibration and Humidity

Parameter	Value
Non-Operating Shock	500 <i>g</i> , 0.5 ms pulse duration, half-sine wave (JESD22-B104 Profile A)
Non-Operating Vibration	20 <i>g</i> , 80-2,000 Hz, 3 axes, 12 cycles (MIL-STD-810G M514.6)
Humidity (Non-Condensing)	85% RH 85 °C, 1000 hrs, max. supply voltage (JESD22–A101B)

4.4 Regulatory Compliance

The F-800 devices comply with the directives and standards listed in the following Table 8.

Abbreviation	Regulation/ Standard		
ЕМС	CE – 2014/30/EU FCC – 47 CFR Part 15 UKCA – S.I. 2016 No. 1091 and S.I. 2012 No. 3032		
RoHS	2011/65/EU with 2015/863/EU and 2017/2102/EU		
REACh	1907/2006/EU and 207/2011/EU		
WEEE	2012/19/EU		

Table 8: Regulatory Compliance

⁶ Adequate airflow is required to ensure the temperature, as reported in the S.M.A.R.T. data, does not exceed 120°C (industrial temperature drive) and 105°C (commercial temperature drive) respectively.

⁷ The data retention time at temperature above 40°C is reduced. Swissbit can provide more data and support on request.

4.5 Mechanical Specifications

The F–800 SSD consists of a flash controller and NAND flash memory devices. The controller interfaces with a host system, allowing data to be written to and read from the flash memory array. The SSD has a PCIe mini connector with a SATA interface. Physical dimensions are detailed in the following Table 9. Figure 3 on page 12 illustrates the F–800 dimensions.

Table 9: Physical Dimensions

Physical Dimensions	Unit	
Length	36.40±0.15	
Width	mm	
Thickness (Max)	3.60	
Weight (Max Capacity)	7	g

4.6 Reliability and Endurance

The Mean Time Between Failure (MTBF) is specified to exceed the value listed in the following Table 10. Data reliability with effective error tolerance and data retention at the beginning and end of life is also provided.

Table 10: Reliability

Parameter	Value
MTBF (at 25 °C)	> 2,000,000 hours
Data Reliability	< 1 Non-Recoverable Error per 10 ¹⁶ Bits read
Data Retention (up to 40 °C) ⁸	10 Years at Start (JESD47), 1 Year at EOL

Endurance represented as both TeraBytesWritten (TBW) and DriveWritesPerDay (DWPD) for the different application scenarios as shown is provided in the following Table 11.

Table 11: Endurance^{9, 10}

Constitu	Sequential		Clie	nt ¹¹	Enterprise	
Capacity	твw	DWPD ¹²	твw	DWPD ¹²	твw	DWPD ¹²
2 GBytes	209	57	100	27	13	3.6
4 GBytes	420	57	200	27	27	3.8
8 GBytes	858	58	475	32	55	3.7
16 GBytes	1,715	59	950	32	131	4.5
32 GBytes	3,430	59	1,900	32	254	4.4
64 GBytes	6,800	58	3,800	32	415	3.5

Swissbit AG Industriestrasse 4 CH–9552 Bronschhofen Switzerland

TLP: Swissbit public

no unauthorized distribution www.swissbit.com/contact

⁸ NAND Flash data retention and endurance characteristics are defined according to JEDEC JESD47 and JESD22. The endurance limits of the storage shall be monitored by the life time information and simulated before field usage by the customer.

⁹ Client and Enterprise workloads follow the JEDEC JESD219 standard. Enterprise workload values are measured based on 168 hours of runtime. 1 TByte = 10¹² bytes

¹⁰ The specified TBW is valid, if the amount of data is spread evenly over at least 24 months. Higher daily data volume or frequent writing below o°C reduces the specified TBW. The drive endurance limit, also called EOL or o% remaining life, is defined as TBW or DWPD over the product's limited lifetime warranty period. TBW calculations refer to the JEDEC JESD218A and JESD219A standard for SSD device life and endurance measurement techniques if not otherwise specified.

ⁿ Because the JEDEC master trace file for the Client workload is designed for capacities \geq 64 GBytes, the TBW and DWPD values for the capacities below 64 GBytes are estimates

¹² DWPD values are based on a service life of 5 years. DWPD values with consideration of the limited lifetime warranty period of the storage device according to the used flash type and device capacity. Customer workload with higher DWPD values contributes to an earlier EOL of the storage device.

4.7 Drive Geometry Specification

The values for each capacity are shown in the following Table 12.

Raw Capacity	User Capacity ¹³ Default cylinders		Default heads	Default sectors	Sectors drive	Total addressable Bytes
2 GBytes	2 GBytes	3,866	16	63	3,896,928	1,995,227,136
4 GBytes	4 GBytes	7,732	16	63	7,793,856	3,990,454,272
8 GBytes	8 GBytes	15,498	16	63	15,621,984	7,998,455,808
16 GBytes	16 GBytes	16,383*)	16	63	30,788,352	15,763,636,224
32 GBytes	32 GBytes	16,383*)	16	63	61,608,960	31,543,787,520
64 GBytes	64 GBytes	16,383*)	16	63	125,304,832	64,156,073,984

Table 12: Drive Geometry

*) The CHS access is limited to about 8GB. Above 8GB the drive must be addressed in LBA mode.



Revision: 1.03 Template: Doc-4991 File: F-800_data_sheet_CA-HxA0_STD_Rev103 Page 10 of 23



5. Electrical Interface

The CFast card is connected with a standard 7-pin SATA connector and a standard 17-pin power connector. The signal/pin assignments and descriptions are listed in Table 13.

Figure 2: F-800 CFast Connector



Top side

Table 13: Pin Assignment, Name, and Description

Pin	Signal Name	Description
S1	SGround	Signal Ground
S2	A+	+ Differential Device Receive Signal
\$3	A-	- Differential Device Receive Signal
S4	SGround	Signal Ground
S5	B-	- Differential Device Transmit Signal
\$6	B+	+ Differential Device Transmit Signal
S7	SGround	Signal Ground
PC1	CDI ¹⁴	Card Detect In
PC2	PGround	Power Ground
РСз	DEVSLP	DEVSLP Input
PC4-PC6	NC	No Connect
PC7	PGround	Power Ground
PC8	LED1	No Connect, optional Device acitivity output
PC9	LED2	No Connect, optional SATA Link output
РС10	NC	No Connect, optional Write Protect input
PC11	NC	
PC12	IFDet	Card Output, Connected to GND
PC13-PC14	3.3 V	Device Power 3.3 V
PC15-PC16	PGround	Power Ground
PC17	CD0 ¹⁴	Card Detect Out

¹⁴ CDI and CDO are physically shorted together in the device. Swissbit AG



6. Package Mechanical

NOTE: The dimensions in the following figure are the maximum values based on the CFast specification. For the product dimensions, see the Mechanical Specifications section on page 9.



Figure 3: CFast SSD Drive Dimensions in mm [in]

TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact

7. ATA Commands

This section provides information on the ATA commands supported by the SSD. The commands are issued to the device by loading the required registers in the command block with the supplied parameter and then writing the command code to the register. For backward compatibility, some commands are implemented as a "no operation". See the following Table 14 for a list of ATA commands the device supports. For details about setting up the command registers, see the latest ATA Specification.

Command	Code	Protocol			
General Feature Set					
Execute Device Diagnostic	90h	Execute Device Diagnostic			
Flush Cache	E7h	Non-data			
Identify Device	ECh	PIO data-in			
Read DMA	C8h	DMA			
Read Multiple	C4h	PIO data-in			
Read Sector(s)	20h	PIO data-in			
Read Verify Sector(s)	40h or 41h	Non-data			
Set Feature	EFh	Non-data			
Set Multiple Mode	C6h	Non-data			
Write DMA	CAh	DMA			
Write Multiple	C5h	PIO data-out			
Write Sector(s)	30h	PIO data-out			
Write Verify	3Ch	PIO data-out			
NOP	ooh	Non-data			
Read Buffer	E4h	PIO data-in			
Write Buffer	E8h	PIO data-out			
Download Microcode	92h	PIO data-out			
Download Microcode DMA	93h	DMA			
Power Management Feature Set					
Check Power Mode	E5h or 98h	Non-data			
Idle	E3h or 97h	Non-data			
Idle Immediate	E1h or 95h	Non-data			
Sleep	E6h or 99h	Non-data			
Standby	E2h or 96h	Non-data			
Standby Immediate	Eoh or 94h	Non-data			
Security Mode Feature Set					
Security Set Password	F1h	PIO data-out			
Security Unlock	F2h	PIO data-out			
Security Erase Prepare	F3h	Non-data			
Security Erase Unit	F4h	PIO data-out			
Security Freeze Lock	F5h	Non-data			
Security Disable Password	F6h	PIO data-out			

Table 14: ATA Command Set

Swissbit AG Industriestrasse 4 CH–9552 Bronschhofen Switzerland

TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact **Revision: 1.03** Template: Doc-4991 File: F-800_data_sheet_CA-HxA0_STD_Rev103 Page 13 of 23

Command	Code	Protocol
S.M.A.R.T. Feature Set		
S.M.A.R.T. Disable Operations	Boh (FR=D9h)	Non-data
S.M.A.R.T. Enable/Disable Autosave	Boh (FR=D2h)	Non-data
S.M.A.R.T. Enable Operations	Boh (FR=D8h)	Non-data
S.M.A.R.T. Read Data	Boh (FR=Doh)	PIO data-in
S.M.A.R.T. Read Log	Boh (FR=D5h)	PIO data-in
S.M.A.R.T. Read Remap Data	Boh (FR=Eoh)	PIO data-in
S.M.A.R.T. Read Thresholds	Boh (FR=D1h)	PIO data-in
S.M.A.R.T. Read Wear Level Data	Boh (FR=E1h)	PIO data-in
S.M.A.R.T. Return Status	Boh (FR=DAh)	Non-data
S.M.A.R.T. Write Log	Boh (FR=D6h)	PIO data-out
Host Protected Area Feature Set		
Read Native Max Address	F8h	Non-data
Set Max Address	F9h	Non-data
Set Max Set Password	F9h	PIO data-out
Set Max Lock	F9h	Non-data
Set Max Freeze Lock	F9h	Non-data
Set Max Unlock	F9h	PIO data-out
48-Bit Address Feature Set		
Flush Cache Ext	EAh	Non-data
Read Sector(s) Ext	24h	PIO data-in
Read DMA Ext	25h	DMA
Read Log Ext	2Fh	PIO data-in
Read Log DMA Ext	47h	DMA
Read Multiple Ext	29h	PIO data-in
Read Native Max Address Ext	27h	Non-data
Read Verify Sector(s) Ext	42h	Non-data
Set Max Address Ext	37h	Non-data
Write DMA Ext	35h	DMA
Write DMA FUA Ext	3Dh	DMA
Write Log Ext	3Fh	PIO data out
Write Log DMA Ext	57h	DMA
Write Multiple Ext	39h	PIO data-out
Write Multiple FUA Ext	CEh	PIO data-out
Write Sector(s) Ext	34h	PIO data-out
NCQ Feature Set		
Read FPDMA Queued	60h	DMA Queued
Write FPDMA Queued	61h	DMA Queued
CFA Feature Set		

Swissbit AG Industriestrasse 4 CH–9552 Bronschhofen Switzerland

TLP: Swissbit public no unauthorized distribution

www.swissbit.com/contact

Revision: 1.03 Template: Doc-4991 File: F-800_data_sheet_CA-HxA0_STD_Rev103 Page 14 of 23

Command	Code	Protocol
Erase Sector(s)	Coh	Non-data
Request sense	03h	Non-data
Translate sector	87h	PIO data-out
Write Multiple w/o Erase	CDh	PIO data-out
Write Sector(s) w/o Erase	38h	PIO data-out
Others		
Data Set Management	06h	DMA
Seek	70h-7Fh	Non-data
Erase All Blocks	C3h	Non-data

8. Identify Device Information

The following Table 15 describes the 512 bytes of data the drive returns for the Identify Device command (ECh).

Word(s)	Default Value	Total Bytes	Data Field Type Information
0	0040h*	2	Standard configuration (fixed)
1	XXXXh	2	Default number of cylinders
2	C837h	2	Specific configuration
3	0010h	2	Default number of heads
4-5	ooooh	4	Obsolete
6	003Fh	2	Default number of sectors per track
7-8	XXXXh	4	Number of sectors per drive (Word 7 = MSW, Word 8 = LSW)
9	ooooh	2	Obsolete
10-19	XXXX*	20	Serial number in ASCII (right-justified)
20-22	ooooh	6	Obsolete
23-26	XXXX*	8	Firmware revision in ASCII (big-endian byte order in Word)
27-46	XXXX*	40	Model number in ASCII (left-justified)
47	8001h	2	Maximum number of sectors on Read/Write Multiple command
48	4000h	2	Trusted Computing feature set
49	oFooh*	2	Standby timer, DMA, LBA, IORDY supported
50	4001h	2	Capabilities
51	0200h	2	PIO data transfer cycle timing mode o
52	ooooh	2	Obsolete
53	0007h*	2	Data Fields 54 to 58, 64 to 70, and 88 are valid
54	XXXXh	2	Current numbers of cylinders
55	0010h	2	Current numbers of heads
56	003Fh	2	Current sectors per track
57-58	XXXXh	4	Current capacity in LBAs (Word 57 = LSW, Word 58 = MSW)
59	010X*	2	Multiple sector setting is valid
60-61	XXXXh	4	Total number of sectors addressable in LBA mode

Table 15: Identify Device Information

Swissbit AG Industriestrasse 4 CH–9552 Bronschhofen Switzerland

TLP: Swissbit public no unauthorized distribution

no unauthorized distribution www.swissbit.com/contact **Revision: 1.03** Template: Doc-4991 File: F-800_data_sheet_CA-HxA0_STD_Rev103 Page 15 of 23

Word(s)	Default Value	Total Bytes	Data Field Type Information	
62	ooooh	2	Obsolete	
63	0007h*	2	Multiword DMA transfer support modes 2, 1 and o	
64	0003h	2	Advanced PIO modes supported	
65	0078h*	2	Minimum Multiword DMA transfer cycle time per Word	
66	0078h*	2	Recommended Multiword DMA transfer cycle time	
67	0078h*	2	Minimum PIO transfer cycle time without flow control	
68	0078h*	2	Minimum PIO transfer cycle time with IORDY flow control	
69	C120h*	2	CFast, Deterministic read after DSM Trim, Download Microcode DMA supported	
70-74	ooooh	10	Reserved	
75	001Fh	1	Queue depth	
76	E30Eh	2	SATA capabilities	
77	ooC4h	2	Additional SATA capabilities	
78	015Eh	2	SATA feature support	
79	0044h*	2	SATA features enabled (host changeable)	
80	oFEoh	2	Major revision	
81	ooooh	2	Minor revision	
82-84	746Bh* 7509h* 4061h*	6	Features/command sets supported	
85-87	7469h* F409h* 4061h *	6	Features/command sets enabled (host changeable)	
88	017F*	2	UDMA mode supported	
89	0002h*	2	Time for security erase unit completion	
90	0002h*	4	Time for enhanced security erase completion	
91	ooooh	2	Power Management	
92	0000h*	2	Master password revision code	
93-99	0000h*	14	Reserved	
100-103	XXXXh	8	Max user LBA48 address feature set	
104	0000h	2	Reserved	
105	0001h	2	Maximum number of 512-bytes blocks per Data Set Management command	
106	4000h	2	Sector size	
107-118	ooooh	24	Reserved (WWN)	
119-120	4008h 4008h	4	Command set supported settings Command set features enabled (may change in operation)	
121-127	ooooh	14	Reserved	
128	0029h*	2	Security status (may change in operation)	
129-153	XXXXh	50	Reserved (vendor specific)	
154-159	XXXXh	12	Vendor specific string. "Swissbit " for STD product variants	
160	ooooh	2	Reserved	
161	8202h	2	CFast specification major version 2, ACTPM supported	
162-164	ooooh	6	Reserved	

TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact

Revision: 1.03 Template: Doc-4991 File: F-800_data_sheet_CA-HxA0_STD_Rev103 Page 16 of 23



Word(s)	Default Value	Total Bytes	Data Field Type Information	
165	8oXXh*	2	CFast Card Operating Temperature Range. 8020h for commercial grade (o to 70°C) 8058h for industrial grade (-40 to 85°C)	
166-168	ooooh	6	Reserved	
169	0001h	2	Data Set Management supported	
170-208	ooooh	78	Reserved	
209	4000h	2	Logical block alignment	
210-216	ooooh	14	Reserved	
217	0001h*	2	Nominal media rotation rate: Solid State Device	
218-221	ooooh	8	Reserved	
222	11FFh	2	Transport major revision	
223-254	ooooh	64	Reserved	
255	XXA5h	2	Integrity Word	

* Standard values for full functionality are listed. Values depend on device configuration.

9. S.M.A.R.T. Functionality

The F-800 SSD fully supports the ATA Specification for Self-Monitoring, Analysis and Reporting Technology (S.M.A.R.T.).

9.1 S.M.A.R.T. Subcommands

The following Table 16 lists the supported S.M.A.R.T. subcommands and the Features register values. The device aborts any S.M.A.R.T. subcommands with Features register values not listed in Table 16.

Features	Operation
Doh	S.M.A.R.T. Read Data
D1h	S.M.A.R.T. Read Attribute Thresholds
D2h	S.M.A.R.T. Enable/Disable Autosave
D5h	S.M.A.R.T. Read Log
D6h	S.M.A.R.T. Write Log
D8h	S.M.A.R.T. Enable Operations
D9h	S.M.A.R.T. Disable Operations
DAh	S.M.A.R.T. Return Status
Eoh	S.M.A.R.T. Read Remap Data
E1h	S.M.A.R.T. Read Wear Level Data

Table 16: S.M.A.R.T. Features Supported

9.2 S.M.A.R.T. Read Data

When the drive receives the S.M.A.R.T. Read Data subcommand, it returns one sector (512 bytes) of data. See the following Table 17 for the data structure of this sector.

Byte(s)	Value	Description	
0-1	0100h	S.M.A.R.T. structure version	
2-361	XXXXh	Attribute entries 1 to 30 (see Table 18)	
362	ooh	Off-line data collection status (no off-line data collection started)	
363	ooh	Self-test execution status byte (self-test completed)	
364-365	ooooh	Total time, in seconds, to complete off-line data collection	
366	ooh	Vendor specific	
367	ooh	Off-line data collection capability (no off-line data collection)	
368-369	0003h	S.M.A.R.T. capabilities	
370	ooh	Error logging capability	
371	ooh	Vendor specific	
372	ooh	Short self-test routine recommended polling time, in minutes	
373	ooh	Extended self-test routine recommended polling time, in minutes	
374-510	XXXXh	Reserved (vendor specific)	
511	XXh	Data structure checksum	

Table 17: S.M.A.R.T. Data Structure

9.3 S.M.A.R.T. Attribute Entry Structure

Each attribute entry consists of 12 bytes. See the following Table 18 for the data structure of each entry.

Table 18: Attribute Entry

0	XXh	Attribute ID (see Table 19)	
1-2	XXXXh	Flags (little-endian) X=2 Advisory type; X=3 Prefail type	
3	XXh	Attribute value as a percentage (64h=100%)	
4	XXh	Worst value as a percentage (64h=100%)	
5-11	XXXXh	Raw value (little-endian)	

9.4 S.M.A.R.T. Attributes

The F-800 drives support the S.M.A.R.T. attributes listed in the following Table 19.

Tuble 19.	511-11-A.I.A.I.A.I.A.I.A.	Attribute			
ID	Value	Worst	Threshold	Attribute	Description
0X09	100	100	0	Power On Hours	Power On Hours
охоС	100	100	0	Power Cycle Count	Total number of power cycles the device encountered
oxA5	100	100	0	Maximum Erase Count	Maximum erase count on data storage blocks
oxA7	100	100	0	Average Erase Count	Average erase count on data storage blocks
oxA8	100	100	0	Rated Erase Count	Rated Erase Count (target PE cycles) on data storage blocks
oxA9	100	100	0	Power On UECC Count	Number of uncorrectable errors encountered during a power up event
oxB8	100	100	0	E2E Error Count Flash to SATA	End-to-end data path protection error count from flash to SATA interface
oxB9	100	100	0	E2E Error Count SATA to Flash	End-to-end data path protection error count from SATA interface to flash
oxC2	X°C	Max °C	0	Temperature Status	On-chip temperature sensor value (degrees Celsius)
oxC3	100	100	0	Flash ECC recovered	Total number of times the device required the read-retry process to recover data
oxC4	Х%	Х%	25	Spare Block Count	Spare block count
oxC6	100	100	0	Uncorrectable ECC Errors	Total number of uncorrectable ECC errors that have occurred on flash read commands during firmware runtime
oxC7	100	100	0	SATA PHY CRC Error Count	Host interface CRC error count
oxC8	100	100	0	SATA COM Reset	SATA COM reset counter
oxD5	Х%	Х%	25	Spare Block Count Worst	Spare block count worst value
oxD7	Х%	X%	0	TRIM Status	The percentage of device content that is currently in the trimmed state
oxE5	Х%	X%	1	Erase Count	The number of flash block erases that have been performed
oxE8	100	100	0	Total Read Count	The total number of sectors read from flash
oxF1	100	100	0	Total Host LBAs Written	The total number of host sectors written (in 512-byte increments)
0xF2	100	100	0	Total Host LBAs Read	The total number of host sectors read (in 512- byte increments)
oxF8	X%	Х%	0	Remaining Life	Percent of flash life remaining based upon the number of P/E cycles consumed

Table 19: S.M.A.R.T. Attributes

S F CA o64G 1 2 3 4	H 1 A 0 4 T0 - I - Q 5 6 7 8 9 10 11 12) C 2 13	- 216 - STD 14 15
Manuf Memory Type Product Type Density Platform_ Product Gener Memory 0	ation	— Die Cla D. Option ode	Pin Mode ssification
10.1 Manufacturer			
	Swissbit code	S	
to a Momory Type			
10.2 Memory Type	Elash	E	
	Flash	F	
10.3 Product Type			
	CFast Interface	CA	
10.4 Density			
	2 GBytes	2048	
	4 GBytes	0046	
	16 GBytes	0080 016G	
	32 GBytes	032G	
	64 GBytes	064G	
10.5 Platform			
	CFast SSD	Н	
10.6 Product Generation			
	Product Generation	1	
10.7 Memory Organizatio	n		
	x8	А	
10.8 Technology	T		
	F-800 Series	0	
10.9 Number of Flash Chi	ips		
	1 Flash	1	
	2 FIdSII	2	
10.10 Flash Code			
	Toshiba / Kioxia	T0	

10. Part Number Decoder

10.11 Temperature Option

Commercial Temperature Range: 0 °C to 70 °C	C
Industrial Temperature Range: –40 °C to 85 °C	I

10.12 Die Classification

SLC MONO (single die package)	М
SLC DDP (dual die package)	D
SLC QDP (quad die package)	Q

10.13 Pin Mode

	TSOP	BGA
Single nCE and Single R/nB	S	А
Dual nCE and Dual R/nB	Т	В
Quad nCE and Quad R/nB	U	C
Octal nCE and Octal R/nB	*	V
Sexdec nCE & Sexdec R/nB	*	W
*Not Available	-	-

10.14 Drive configuration XYZ

x = lype			
Drive Mode	PIO	DMA Support	X
Fix	Yes	Yes	2

Y = Firmware Revision

FW Revision	Y
Firmware 1	1

Z = Feature

Feature	Z
Standard	6

10.15 **Option**

Standard	STD
----------	-----

TLP: Swissbit public no unauthorized distribution www.swissbit.com/contact

11.Swissbit CFast SATA SSD Marking Specification

11.1 Top View

Figure 4: F-800 top view



11.2 Bottom View

Figure 5: F-800 bottom view



11.3 Print on the label

Figure 6: F-800 label details





12. Revision History

Table 20: Document Revision History

Date	Revision	Description	Revision Details
05-November-2020	1.00	Initial release	Doc. req. no. 4164
16-November-2020	1.01	Update part number	Doc. req. no. 4176
12-February-2021	1.02	Updated FW1 performance, current and endurance values	Doc. req. no. 4396
27-January-2022	1.03	Updated product illustrations (UKCA), regulatory compliance table, S.M.A.R.T. attributes and footer (doc. classification).	Doc. req. no. 5216

Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG ("SWISSBIT"). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

© 2022 SWISSBIT AG All rights reserved.

Swissbit AG Industriestrasse 4 CH–9552 Bronschhofen Switzerland