
## **TECHNICAL DATA**

## **EIB-TP-UART-IC**



## **GENERAL DESCRIPTION**

The TP - UART - IC (Twisted Pair - Universal Asynchronous Receive Transmit - IC) is a transceiver which supports the connection of microcontrollers of sensors, actuators, or other applications to the EIB (European - Installation - Bus).

Supervision of EIB bus voltage


This module supports every transmit- and receive - function and also the high ohmic decoupling of energy from bus line. It generates further a stabilized 3.3V or 5V supply to use by a host controller. Up to 256 subscribers can be connected to one bus line.

An UART interface is realized for communication with a host controller. The coupling can be realized directly or via optical couplers.

The TP - UART - IC consists of two main parts: the digital part (UART - Interface) and the analog part (analog circuit part).


The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

#### **GENERAL DRAWING**



# STRUCTURE of TP - UART - IC

(Block Diagram:)



The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

#### 1 The ANALOG - PART

# 1.1 General Device Specification

## 1.1.1 Absolute Maximum Ratings

All voltages are referring to VB-. Currents are declared positive in case of flowing into pin.

Symbol	Parameter	Min	Max	Unit	Note
VB+	positive line voltage	-0.5	45	V	1)
$V_{CC}$	positive voltage supply (internal or external supply)	-0.5	7	V	2)
$V_{IF}$	positive external voltage supply	-0.5	7	V	2)
$V_{VSP}$	interstate voltage (generated by on-chip regulator)	-0.5	13	V	2)
$V_{TxO}$	voltage on pin Tx0	-0.5	45	V	1)
$V_{RxIN}$	voltage on pin RxIN	-15	45	V	1) 4)
$V_{LV1}$	voltage on low voltage pins MODE0, MODE1, TSTIN,	-0.5	V <sub>CC</sub> +0.5	V	
	TESTMODE				
$V_{LV2}$	voltage on low voltage pins TxD, RESn, TSTOUT, X1,	-0.5	V <sub>IF</sub> +0.5	V	
	X2, RxD				
$\vartheta_{j}$	junction temperature		170	οС	
ϑs	storage temperature	-65	170	οС	
V <sub>ESD</sub>	max. ESD stress voltage		± 1000	V	3)
I <sub>LATCHUP</sub>	static current for latchup initialization	± 50		mΑ	
$R_{th}$	thermal resistance of the SOIC-20 package	58.5	71.5	K/W	
$P_V$	maximum power dissipation		1	W	

<sup>1)</sup> During surge impulse is allowed and guaranteed by ext. elements:

-20 V for 2 μsec and 65 V for 150 μsec

(b)  $V_{VSP}$  normal /  $V_{CC}$  , VB+ and  $V_{IF}$  can be 0 V

(c)  $V_{IF}$  normal /  $V_{CC}$  , VB+ and  $V_{VSP}$  can be 0 V

The combination:  $V_{CC}$  normal and  $V_{VSP} = 0$  V is <u>not</u> allowed!

- 3) Human body model: 100 pF, 1.5 k $\Omega$
- 4) Dynamic via C<sub>REC</sub>= 47 nF in case of switching-on the bus voltage

# 1.1.2 Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit	Note	
VB+	positive line voltage	20	33	V	1)	
$V_{CC}$	positive voltage supply for external supply	4.75	5.25	V		
	(digital test modes with SHB = 0)					
$V_{IF}$	positive external supply voltage	3.0	5.25	V		
$\vartheta_{amb}$	ambient temperature	-25	85	οС		
f <sub>clk</sub>	clock frequency (external quartz)	4.9152		MHz		
1) DC volta	1) DC voltage of bus, with signal and compensation pulse 11 V 45 V					

#### 1.1.3 Humidity Level

The valid susceptibility against humidity is described by JEDEC JESD22-A112, table 1, level 5.

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

<sup>2)</sup> Allowed voltage relations: (a)  $V_{CC}$  and  $V_{VSP}$  normal / VB+ and  $V_{IF}$  can be 0 V

#### 1.2 DC and AC Characteristics

The following parameters are valid in the ambient temperature range  $\vartheta_{\text{amb}}$  = -25 °C to 85 °C and for bus voltage VB+ = 20 to 33 V if it is not otherwise declared. When the bus voltage is lower than 20 V and no RESET is active then the normal functionality must be fulfilled, but the parameters may be outside the limits.

### 1.2.1 Bus Pins VB+ and VB- (Pins 10, 11)

Via these pins the ASIC is connected to the bus line. VB- represents the reference potential.

Symbol	Parameter	Min	Max	Unit	Note		
$V_{VB+}$	positive line voltage	-0.5	45	V	1)		
I <sub>normal</sub>	current consumption in analog mode (without clock)		1	mA			
I <sub>normal</sub>	current consumption in normal mode (with clock)		1.6	mA	4,9152 MHz		
1) during s	1) during surge impulse is allowed and guaranteed by ext. Elements: -20 V for 2 μs and 65 V for 150 μs						

# 1.2.2 Buffer Voltage VSP (Pin 9)

The ASIC delivers a supply voltage of 5 volts to external loads. In order to prevent a rapid change of bus current as a result of a rapid change of the load an external capacitor at the pin VSP is used for energy storage. The static voltage is adjusted to app. 8,8 V (8,2 ...9,2) by an internal regulator.

Symbol	Parameter	Min	Max	Unit	Note		
$V_{VSP}$	Energy buffer voltage	5.76	13	V	1)		
$C_{VSP}$	External storage capacitor	80		μF	2)		
1) due to th	1) due to the limited current changing rate an overshoot of V <sub>VSP</sub> after load change may occur						
2) recomm	2) recommended 100 μF; must be larger than the capacitor at VCC						

# 1.2.3 Current Controlling Pin CSA (Pin 8)

An external capacitor at this pin prevents a quick change of ASIC current in case of quick changing bus voltage VB+ or load current IVCC. The ASIC current changes with a rate of max. 0,5 mA/ms (CCSA = 47 nF).

Symbol	Parameter	Min	Max	Unit	Note
CCR	max. current changing rate (ext. Start, C <sub>CSA</sub> = 47 nF)	0.2	0.5	mA/ms	1)
1)tolerance	of capacitor $C_{CSA} = 47nF/50V +/-5\%$				

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



# 1.2.4 Supply Pin VCC (Pin 7)

The pin VCC delivers the internal generated voltage supply to external loads. An external short-circuit from the VCC pin to GND will not cause a destruction of the ASIC.

Symbol	Parameter	Min	Max	Unit	Note
$V_{VCC}$	Voltage supply (generated by the ASIC or external	4.75	5.25	V	1)
	source in case of digital test modes)				
$C_VCC$	External storage capacitor	6,8	10	μF	+/-20 %
I <sub>VCC</sub>	External load at VCC		10	mA	2)

1) VB+ ≥ 11 V

2) If there is a current leap I<sub>Leap</sub> with a slope greater than 1 mA/ms the following formulas have to be applied:

 $I_{\text{Stat}}$  is the static current, i.e. slope not greater than 1 mA/ms

 $I_{Stat} \le 3 \text{ mA}$ ;  $I_{Leap} \le (3 \text{ mA} - I_{Stat}) + 5 \text{ mA}$ 

 $3\text{mA} < I_{\text{Stat}} \le 5 \text{ mA};$   $I_{\text{Leap}} \le 8 \text{ mA} - I_{\text{Stat}}$   $I_{\text{Stat}} > 5 \text{ mA};$   $I_{\text{Leap}} \le 3 \text{ mA}$ 

### 1.2.5 Receive Pin RxIN (Pin 13)

The Receive Pin RxIN is coupled to the EIB bus by an external capacitor.

Symbol	Parameter	Min	Max	Unit	Note
$C_REC$	external coupling capacitor	44.5	49.5	nF	typ.47 nF <sup>1)</sup>
1)external c	apacitor 47 nF/50V $\pm$ 5%				

# 1.2.6 Transmit Pin TxO (Pin 12)

The transmit pin is connected to EIB via external resistor of typ.  $68\Omega/1W$  (see Typical Application Circuits).

Symbol	Parameter	Min	Max	Unit	Note
$V_{TRANS}$	transmit voltage	-6	-9	V	1)
1) related t	o VB+				

## 1.2.7 Supply Pin VIF (Pin 3)

The Pin VIF is used as supply voltage for the pins TxD, RxD, RESn, TSTOUT, X1, X2 and determines their high input or output level.

Symbol	Parameter	Min	Max	Unit	Note	
$V_{IF}$	external supply voltage for interface	3	5.5	V	1)	
$C_{VIF}$	external storage capacitor	10		nF	2)	
1) Typical	supply voltages: 3.3 V or 5 V					
2) Recom	, ,, , , , , ,					

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



## 1.2.8 Oscillator Pins X1 and X2 (Pins 17, 18)

The oscillator pins X1 and X2 are used to connect directly a quartz of 4.9152 MHz without additional external capacitors. These pins are ESD protected to VB - and VIF.

Symbol	Parameter	Min	Max	Unit	Note	
V <sub>X1/2</sub>	Oscillator voltage at X1 and X2	-0.5	VIF + 0.5	V		
$V_{IL}$	Voltage range for input low level	0	0.25 * VIF			
$V_{IH}$	Voltage range for input high level	0.75 * VIF	1.0 * VIF			
f <sub>clk</sub>	Clock frequency	2,4576	4,9152	MHz	1)	
1) 4.9152 N	1) 4,9152 MHz (DIV = VCC) or 2,4576 MHz (DIV = VB -); Tolerance: ±0,05 %; no other clock frequencies					

Operation Mode	X1	X2
Normal Mode with external Clock	Clock	open
Analog Mode	VB-	open

## 1.2.9 Internal Clock Divider Pin DIV (Pin 6)

This input pin activates an internal 2:1 clock divider. If a 4.9152 MHz clock is used (quartz or external clock) then pin DIV must be connected to VCC. If an 2.4576 MHz clock is used (only external clock) then this pin must be connected to VB -.

Symbol	Parameter	Min	Max	Unit	Note
$V_{IL}$	voltage range for input low level	0	0.2 * VCC		
V <sub>IH</sub>	voltage range for input high level	0.8 * VCC	1.0 * VCC		

## 1.2.10 Interface Pin RxD (Pin 20)

The UART interface input pin RxD receives the information from host controller to control the transmitter of the ASIC. This pin is an input pin with pull-down resistor. The switching levels are derived from external voltage supply VIF. This pin is ESD protected to VB- and VIF.

In normal mode:  $RxD = LOW \rightarrow RxD3 = HIGH \rightarrow transmitter switches on In analog mode: <math>RxD = HIGH \rightarrow RxD3 = HIGH \rightarrow transmitter switches on In analog mode: <math>RxD = HIGH \rightarrow transmitter$ 

Symbol	Parameter	Min	Max	Unit	Note
$V_{IL}$	voltage range for input low level	0	0.2 * VIF		
$V_{ICH}$	voltage range for input high level	0.8 * VIF	1.0 * VIF		
$V_{hyst}$	hysteresis for switching level	0.1 * VIF	0.4 * VIF		1)
R <sub>PullDown</sub>	value of internal pull-down resistor	150	450	kΩ	typ.220 kΩ
1) switching	g level appr. VIF/2, i.e. VIF/2 ± V <sub>hyst</sub> /2			•	

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

### 1.2.11 Interface Pin TxD (Pin 1)

The UART interface output pin TxD transmits the information to host controller. The high output level is derived from external voltage supply VIF. This pin is ESD protected to VB-and VIF.

In normal mode: LOW pulse at EIB bus  $\rightarrow$  TxD3 = HIGH  $\rightarrow$  TxD = LOW In analog mode: LOW pulse at EIB bus  $\rightarrow$  TxD3 = HIGH  $\rightarrow$  TxD = HIGH

Symbol	Parameter	Min	Max	Unit	Note
$V_{OH}$	output voltage high	VIF - 0.8		V	$I_{OH} = -5 \text{ mA}$
V <sub>OL</sub>	output voltage low		0.5	V	$I_{OL} = 5 \text{ mA}$
t <sub>r.</sub> t <sub>f</sub>	rise time, fall time (10 % $\leftrightarrow$ 90 %)		100	ns	$C_L = 150 \text{ pF}$

# 1.2.12 Reset Pin RESn (Pin 2)

This pin is an I / O pin with internal pull - up resistor to VIF.

In case of a reset the reset pin RESn delivers an active LOW signal to external host controller. The output driver is realized as open drain (NMOS - transistor). The reset state RESn = LOW can be caused by an internal RESET or by an external RESET due to forcing an active LOW to the pin RESn. The switching levels are derived from external voltage supply VIF. This pin is ESD protected to VB - and VIF.

Symbol	Parameter	Min	Max	Unit	Note
$R_{PullUp}$	value of internal pull-up resistor to VIF	10	25	kΩ	
$V_{RESmax}$	maximum voltage at RES pin		VIF + 0.5	V	
$V_{IL}$	voltage range for input low level	0	0.2 * VIF		
$V_{IH}$	voltage range for input high level	0.8 * VIF	1.0 * VIF		
$V_{hyst}$	hysteresis for switching level	0.1 * VIF	0.4 * VIF		1)
V <sub>OL</sub>	output low voltage at 1V <= VCC < 4 V, I <sub>OL</sub> = 1 mA		0.2	V	
$V_{OL}$	output low voltage at VCC <= 1V, VIF > 3 V,		0.2	V	
	$I_{OL} = 1 \text{ mA}$				
$V_{OL}$	output low voltage at VCC >= 4 V, I <sub>OL</sub> = 3 mA		0.4	V	
1) Switch	ning level appr. VIF/2, i.e. VIF/2 ±V <sub>hvst</sub> /2	•		•	

#### 1.2.13 Save PIN SAVE (Pin 5)

This pin is an NMOS open drain output with internal pullup resistor to VIF. In case of break-down of the bus voltage for more than typ. 1.5 ms (save condition) this pin delivers an active LOW signal to external host electronic. This pin is ESD protected to VB-and VIF.


Symbol	Parameter	Min	Max	Unit	Note
$R_{PullUp}$	Value of internal pull-up resistor to VIF	10	25	kΩ	
$V_{max}$	maximum voltage at SAVE pin		VIF + 0.5	V	
$V_{OL}$	Output LOW voltage at VCC >= 4V		0.4	V	$I_{OL} = 3 \text{ mA}$
t <sub>FRG2</sub>	Delay from VB+ break-down to SAVE= LOW	0.7	3	ms	Typ. 1.5 ms

In order to reach a Buffertime of at least 60 ms for VCC (I<sub>VCC</sub>  $\leq$  10 mA) the capacitor at VSP has to be 470  $\mu F$  ±20 %

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

# 2 Modes of Operation

#### 2.1 Interface to the HOST Controller



## 2.2 Selection of Different Modes of Operation

It is possible to choose two different modes of operation: the normal mode and the analog mode. To work in one of those modes you have to adjust the mode control pins as it is shown in following table, in which is also demonstrated the usage of other pins:

Operating	Mode	Control	Pins	Other Pins			
Modes	Mode0	Mode1	Testmode	TSTin_BDS	TSTout_TW		
	(Pin 14)	(Pin 15)	(Pin 16)	(Pin 4)	(Pin 19)		
Normal Mode	1	1	0	= 1: 9.600 Baud	= 1: Temp. Warning <sup>1)</sup>		
				= 0: 19.200 Baud	> TxO disabled		
					= 0: Temp. is OK		
Analog Mode	1	0	0	do not care!	= 1: Temp. warning <sup>1)2)</sup>		
9				(→ 19.200 Baud)	> TxO disabled		
				<b></b>	= 0: Temp. is OK		

<sup>&</sup>lt;sup>1)</sup>After a Temperature Warning was recognized, a second must at least be maintained until the next telegram is sent.

#### 2.2.1 Normal Mode

In the 'normal' operation mode both parts, digital and analog part, are working. The Idle-level on the UART-interface is 1.

(As it is shown in the above standing figure, in chapter 2.1)

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

<sup>&</sup>lt;sup>2)</sup>Transmission is stopped immediately by the TP\_UART\_IC.

TP-UART-IC

# **SIEMENS**

# 2.2.2 Analog / Bus Coupler Mode

In the 'analog' operation mode the analog part just works. The Idle-level on the UART-interface is 0.


(As it is shown in the above standing figure, in chapter 2.1)

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



#### 3 The DIGITAL - PART

### 3.1 Relationship to ISO-Reference-Model



Tasks of the Logical Link - Control in:

TP - UART - IC : Checksum, Parity, Immediate Acknowledge, Repetition, Timing

Host - Controller: Checksum, Parity, Addressing, Length

#### 3.2 UART - Interface

#### 3.2.1 Configuration and Timing

The TP-UART-IC has an UART-interface to transmit received EIB-telegrams. The baud rate is as it was mentioned before 19.2 or 9.6 kbaud.

The UART-interface has the following firm telegram structure:

1 start bit (= 0) / 8 data bits (LSB first) / 1 parity bit / 1 stop bit (= 1).

The signals can be transmit without a break and the Idle-level is 1.

The parity bit of every signal is checked while down loading and faults, which can appear, are transmitted to the host controller. The check mechanism runs also while receiving of telegrams from the EIB, but here isn't any possibility to transmit a fault to the host controller. In those cases the host controller has to recognize the parity faults in the transmitted telegrams by its own.

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

The UART-interface works with a clock frequency of 307,2 kHz, if it is chosen 9.6 kbaud (32 sample spots per bit), or 614,4 kHz, if it is chosen 19.2 kbaud (32 sample spots per bit).

#### 3.2.2 Resetbehavior

After connecting the operating voltage the TP-UART-IC generates an active reset (level 0 V) at pin RESn. This is valid for all modes. If Normal Mode is activated the following will happen at the UART-interface.

TxD will be 0 as long as there was no bus signal on the EIB for 40 Tbit (1 Tbit = 1/9600 s; Attention: The bittime of RxD/TxD depends on the adjusted baudrate at the UART-interface, for example 1 Tbit or 0,5 Tbit). This results in a complete time of 40 Tbit + 12 Tbit = 5,42 ms. Then TxD changes for 1 Tbit to 1 and following the service TPUART-Reset.Indication is transmitted. This signal behavior on TxD appears after each reset.

#### 3.2.3 UART-Protocol Definition

The protocol between TP-UART-IC and the application controller is a two wire protocol with software handshake. Each data byte transmitted to the TP-UART-IC is started with a control byte. Each data byte received on the EIB is transparently transmitted through the TP-UART-IC and is therefore started with the EIB control field. Additional Information from the TP-UART-IC is transmitted with an ESC code on the EIB control field. The host controller which is connected to the TP-UART-IC needs to detect a receive time-out of 2 to 2,5 ms to detect an end of Packet.

#### 3.2.3.1 Services to UART

The following Services are supported from the TP-UART-IC.

- U Reset.request
- U State.request
- U\_Activate Busmonitor
- U\_AckInformation (Nack, Busy, Addressed)
- U\_L\_DataStart + CTRL-Byte
  U\_L\_DataContinue (index) + Data-Byte
  U\_L\_DataEnd + Checksum
- U\_PollingState (Slotnumber)
  + PollAddrHigh + PollAddrLow + State

U	٩R	T-C	Cor	ntro	ol F	ie	ld	Servicename	Hexadecimal		
7	6	5	4	3	2	1	0				
0	0	0	0	0	0	0	1	U_Reset.request	01		
0	0	0	0	0	0	1	0	U_State.request	02		
0	0	0	0	0	1	0	1	U_ActivateBusmon	05		
0	0	0	1	0	Х	Χ	Х	U_AckInformation	10 - 17	xxx: Nack,Busy,Add	dressed
1	0	0	0	0	0	0	0	U_L_DataStart	80		
1	0	i	i	i	i	i	i	U_L_DataContinue	81 - BE	i = Index	1 62
0	1	I	Ι	I	I	I	Ι	U_L_DataEnd	47 - 7F	I = last index + 1	7 63
1	1	1	0	s	s	s	s	U_PollingState	E0 - EF	s = Slotnumber	0 14

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



## 3.2.3.1.1 U\_Reset.request-Service

Resets the TP-UART-IC to the initial state. At start-up the TP-UART-IC waits for a bus free time-out before sending a U\_Reset.indication-Service to the host controller. To be sure that TP-UART-IC is in reset state the host controller has to wait for 50 ms and after that the U Reset.request-Service can be send.

	UART-Control Field (01 <sub>hex</sub> )									
7	7 6 5 4 3 2 1 0									
0	0 0 0 0 0 0 0 1									

## 3.2.3.1.2 U\_State.request-Service

Requests the internal communication state from TP-UART-IC. The TP-UART-IC answers with the communication state.

UART-Control Field (02 <sub>hex</sub> )									
7 6 5 4 3 2 1 0									
0 0 0 0 0 1 0									

## 3.2.3.1.3 U\_ActiveBusmon-Service

Activates the busmonitor mode. That means each byte which is received on the EIB is sent through the TP-UART-IC as well as illegal control bytes and not used immediate ACK. The TP-UART-IC is absolute quiet (not sending) on the EIB. The busmonitor mode can only left by using the U\_Reset.request-Service.

UART-Control Field (05 <sub>hex</sub> )									
7 6 5 4 3 2 1 0									
0 0 0 0 0 1 0 1									

## 3.2.3.1.4 U AckInformation-Service


The U\_AckInformation-Service is to indicate if the device is addressed. This service must be send latest 1,7 ms (9600 Baud) after receiving the address type octet of an addressed frame. The nack- / busy- / addressed-bits set internal flags in the TP-UART-IC. The internal NACK flag is also be set by the TP-UART-IC itself if it is detecting any frame error.

If the TP-UART-IC receive this service and the addressed bit is set it will generate an ACK-, NACK- or BUSY-frame on the EIB depending on the settings of the NACK- / BUSY-flags.


	UART-Control Field										
7 6 5 4 3 2 1 0											
0 0 0 1 0 x X X											
	Ackl	nforma	ation		1: Nack	1: Busy	1: Addr 0: NotAddr				

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

Ack / Nack / Busy Generation of the TP- UART:



# Timing for sending U\_AckInformation (9600 Baud):




The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

## 3.2.3.1.5 U\_L\_Data-Service


The U\_L\_Data-Services are used to transfer the complete EIB-Link-Layer-Frame to the TP-UART-IC.

TP-UART-IC sending telegram:



The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

TP-UART-IC receiving telegram:



## 3.2.3.1.5.1U\_L\_DataStart-Service

The U\_L\_DataStart-Service initialize the TP-UART-IC to receive a complete EIB-Link-Layer-Frame from Host Controller. As additional data the EIB control byte is transmitted which is the control field of the L\_Data-frame or L\_Polldata-frame. If the repetition flag in the control byte is just cleared the TP-UART-IC transmits the frame only once with repetition flag set.

	UART-Control Field (80 <sub>hex</sub> )						Additional Information								
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0	F	F	R	1	С	С	0	0
L-Data Data-Index 00 = Start								Е	IB cor	trol fie	ld				

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



FF = Frame Format

10 Standard Length L\_DATA-EIB-Frame

00 Long L\_DATA-Frames

11 Polling Frame

R = Repeat-flag (on the EIB 1 = not repeated, 0 = repeated)

1 = repeat the telegram on the EIB 3 times

send first time with repeat flag = 1 and repeat with repeat flag = 0

0 = don't repeat the telegram on the EIB; send only once with repeat flag = 1

CC = Class:

control field	data link frame type	class	repeat flag
FFR1 cc00			(0 = repeated)
FFR1 0000	L_DATA request	system	set by TP-UART-IC
FFR1 1000	L_DATA request	alarm	set by TP-UART-IC
FFR1 0100	L_DATA request	high	set by TP-UART-IC
FFR1 1100	L_DATA request	normal	set by TP-UART-IC
1111 0000	L_POLLDATA request	system priority	= 1

# 3.2.3.1.5.2U\_L\_DataContinue-Service

The U\_L\_DataContinue-Service transmits one byte containing an EIB-L\_Data-Frame to the TP-UART-IC. The index starts with 1 and the maximum value is 62 depending on the length of the frame. But the *EIB* confirms just the length of 22 Bytes.

	UART-Control Field							Additional Information							
7	6	5	4 3 2 1 0						6	5	4	3	2	1	0
1	0	i	i i i i i					i d d d d d d							d
L-D	L-Data Index								EIE	3-Data	Byte fo	or L-Da	ta-Frar	ne	

## 3.2.3.1.5.3U L DataEnd-Service

The U\_L\_DataEnd-Service marks the end of the transmission of the EIB frame. After receiving this service the TP - UART controls the checksum and in case of correctness it starts the transmission on the EIB, else the UART returns a state indication with receive-error flag is set.

	UART-Control Field(40 <sub>hex</sub> )								Additional Information						
7	7 6 5 4 3 2 1 0						7	6	5	4	3	2	1	0	
0	1	I	1 1 1 1												
L.	L-Data last index + 1										Che	ecksun	n		•

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



## 3.2.3.1.6 U\_Polling-State

This service must be send to the TP-UART-IC if a polling-frame-control-byte is received. If the TP-UART-IC detects a collision during sending the slave slot to the EIB TP - UART generates a state indication with the slave collision flag set.

	UART-Control Field									Poll	ing Ad	dress I	High		
7 6 5 4 3 2 1 0						7	6	5	4	3	2	1	0		
1	1	1	0	S	s s s				С	С	С	С	С	С	С
	Slotnumber														

	Polling Address Low							Polling State							
7	6	5	4	3	2	1	0	7 6 5 4 3 2 1 0						0	
С	c							С	С	С	С	С	С	С	С

#### Timing for U\_PollingState-Service (9600 Baud):

Receive from Bus	Ctrl-Byte s 0 1 2 3 4 5 6 7 p s	Src-Addr s 0 1 2 3 4 5 6 7 p s	Src-Addr s 0 1 2 3 4 5 6 7 p s	PollAddr s s 01234567p	PollAddr s s 0 1 2 3 4 5	
Send to Controller		Ctrl-Byte s 0 1 2 3 4 5 6 7 p s				X 1
Rec from Controller		s	PollCtrl+Slotnr	PollAddr s 0 1 2 3 4 5 6 7 p s	PollAddr s 0 1 2 3 4 5 6 7	
Send to Bus						

continuos ...

Receive from Bus		PollAddr 567ps	Slotcount s 0 1 2 3 4 5 6 7 ps	Checksum s 0 1 2 3 4 5 6 7 p s	Slot 0 s 0 1 2 3 4 5 6 7 p s	Slot 1 s 0 1 2 3 4 5 6 7
Send to Controller	X1					
Rec From Controller	Λ1	PollAddr 7 p s s	Pollingstate 0 1 2 3 4 5 6 7 p s			
Send to Bus					Slot 0 s 0 1 2 3 4 5 6 7 p s	

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

SIEMENS TP-UART-IC

# Timing for U\_PollingState-Service for a Master (9600 Baud):

Send to Bus	s 0	Ctrl-Byte 1 2 3 4 5 6	7 p s	Src-Add		Src-Ad s 0 1 2 3 4 5	ldr 67ps	PollAddr s 0 1 2 3 4 5 6 7 p	PollAdo	
Receive from Bus	s 0	Ctrl-Byte 1 2 3 4 5 6	7 p s	Src-Add s 0 1 2 3 4 5		Src-Ad s 0 1 2 3 4 5		PollAddr s 0 1 2 3 4 5 6 7 p	PollAdo s s 0 1 2 3	
Send to Host-Con.				Ctrl-Byte s 0 1 2 3 4 5 6	7 p s	Src-Addr s 0 1 2 3 4 5 6	7 p s	Src-Addr s 0 1 2 3 4 5 6 7 p s	Poll Addı s 0 1 2 3 4	<u>.                                    </u>
Rec. f. Host-Con.					[	PollCtrl+Slotnr s 0 1 2 3 4 5 6 7	ps s	PollAddr s 0 1 2 3 4 5 6 7 p s	PollAddr s 0 1 2 3 4 5	<u> </u>  6
										1
Send to Bus		PollAddr 5 6 7 p s	s 0 1	Slotcount   2   3   4   5   6   7   p   s	s s o	Checksum 1 2 3 4 5 6 7 p	s	Fillbyte for Slo s   0   1   2   3   4   5   6		s 0 1 2 3 4 5 6 7 p s
Receive from Bus	X2	PollAddr 5 6 7 p s	s 0 1	Slotcount 234567ps	s 0	Checksum 1 2 3 4 5 6 7 p	s	Slot 0 s 0 1 2 3 4 5 6 7	os s	Slot 1 0 1 2 3 4 5 6 7 p s
Send to Host-Con.		PollAddr 7 p s s		IAddr 84567ps	SI s 0 1 2	otcount 34567ps	s 0 1 2	Checksum 234567ps	Slot s 0 1 2 3 4	0 5 6 7 p s
Rec. f. Host-Con.	-	PollAddr 7 p s s		ngstate 8 4 5 6 7 p s						

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

#### 3.2.3.2 Services from UART

The first character of each service which is sent to the host controller is the control field. The control field contains the information about the TP - UART-Service. There are 3 types of services which can be send to the host controller: the EIB-Layer-2-Services, the Immediate-Acknowledge-Services and the special TP - UART - Services. The EIB-Layer-2-Services contain information about their class and also a flag which contains the information whether the LPDU is a repeated one, or not. The Immediate-Acknowledge-Services include information about a successful sending. The TP - UART - Services are to inform the host controller about the communication state or to reset the communication.

Control Field        7   6   5   4   3   2   1   0        Layer-2 Services			
ag	repea	at flag =	: 0: repeated L_DATA frame
repeat flag class class	repea	at flag =	: 1: not repeated
od o			
1 0 r 1 c1 c0 0 0 L DATA.ind	c1	c0	
0 0 r 1 c1 c0 0 0 L_LONG_DATA.ind	0	0	system priority
1 1 1 1 0 0 0 0 L_Poll_Data.ind	1	0	alarm priority
Immediate Acknowledge Services	0	1	high priority
1 1 0 0 1 1 0 0 Acknowledge frame	1	1	low priority
0 0 0 0 1 1 0 0 NotAcknowledge frame			
1 1 0 0 0 0 0 Busy frame			
EIBUART-Control-Services			
0 0 0 0 0 1 1 Reset-Indication			
x x x x x 1 1 1 State-Response/Indication			
x 0 0 0 1 0 1 1 L_DATA.confirm	x = 1 F	Positive	Confirm $x = 0$ Negative Confirm

## 3.2.3.2.1 Layer-2-Services

The Layer-2-Services include all standard EIB Link-Layer-Services. The control fields are followed by the data of the EIB frame. All bytes received on the EIB are immediately sent to the host controller. The host controller has to detect a end of packet time out by supervising the EOP gap of 2 to 2.5 bittimes.

control field FFR1 cc00	Hexadecimal long/normal	data link frame type	class	Repeat flag (0 = repeated)
FF11 0000	30/B0 <sub>Hex</sub>	L_DATA request	system	Not repeated
FF01 0000	10/90 <sub>Hex</sub>	L_DATA request	system	Repeated
FF11 1000	38/B8 <sub>Hex</sub>	L_DATA request	alarm	Not repeated
FF01 1000	18/98 <sub>Hex</sub>	L_DATA request	alarm	Repeated
FF11 0100	34/B4 <sub>Hex</sub>	L_DATA request	high	Not repeated
FF01 0100	14/94 <sub>Hex</sub>	L_DATA request	high	Repeated
FF11 1100	3C/BC <sub>Hex</sub>	L_DATA request	normal	Not repeated
FF01 1100	1C/9C <sub>Hex</sub>	L_DATA request	normal	Repeated
1111 0000	F0 <sub>Hex</sub>	L_POLLDATA request	system	

The frame format 01 is not supported.

For a complete description of the Link-Layer service see the EIB - Handbook.

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



Each L\_Data-request is transmitted completely to the host controller. If TP - UART is polling master the complete polling frame is transmitted to the host controller and regardless of whether a collision is detected while sending the polling frame, or not. In case TP - UART is polling slave just the control byte out of L\_PollData-request is transmitted to the host controller.

### 3.2.3.2.2 Acknowledge-Services

Acknowledge-Services are just transmitted to the host controller in busmonitor mode.

The short acknowledgment frame format consists of 15 Tbit (1 Tbit = 1/9600 s) idle time followed by a single character which is used to acknowledge a L\_Data.req frame. The following figure shows the corresponding codes of the short acknowledgment.

	Octet 0											
Short ACK												
8	7	6	5	4	3	2	1					
1	1	0	0	1	1	0	0	ACK				
0	0	0	0	1	1	0	0	NACK				
1	1	0	0	0	0	0	0	BUSY				

#### 3.2.3.2.3 TP-UART-Control-Services

The TP-UART-Control-Services are services which exist only on this interface. They have to reset the communication or to inform the host controller about the actual state.

#### 3.2.3.2.3.1TP-UART-Reset.indication-Service

The Reset.indication-Service is sent after each reset (e.g. TP UART Reset.requ).

	TP-UART-Control Field											
7	6	5	4	3	2	1	0					
0	0	0	0	0	0	1	1					

#### 3.2.3.2.3.2TP-UART-State.indication/response-Service

The TP-UART-State.response-Service is sent if an U\_State.request-Service was received from the host controller. In case of a slave collision, receive error, checksum error or protocol error the TP-UART-IC sends a State.indication-Service.

	TP-UART-Control Field											
7	6	5	4	3	2	1	0					
SC	SC RE TE PE TW 1 1 1											

SC = Slave Collision

RE = Receive Error (checksum, parity or bit error)

TE = Transmitter Error (send 0 receive 1)

PE = Protocol Error (e.g. illegal control byte)

TW = Temperature Warning<sup>1</sup>

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

<sup>&</sup>lt;sup>1)</sup>After a temperature warning was received, a second must at least be maintained until the next telegram is sent.



Attention: A received L\_Data frame can follow the State-Indication without any delay.

# 3.2.3.2.3.3TP-UART-L\_Data.confirm Service

The L\_DATA.confirm service is transmitted to the host controller if an acknowledge was received or the last repetition is transmitted and no acknowledge was received.

TP-UART-Control Field							
7	6	5	4	3	2	1	0
Х	0	0	0	1	0	1	1

 $X = 1 \rightarrow$  The transmission of the L\_DATA frame was successful

 $X = 0 \rightarrow$  The transmission of the L\_DATA frame was not successful

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

TP-UART-IC

# **SIEMENS**

# 4 INTERFACE BLOCK DIAGRAM

# **PIN Description**

(The drawing of the pins is shown on first page)


Pin#	Name	Туре	Description
1	TxD	OUT	data transmit to host controller
2	RESn	IO_HYST	reset pin
3	VIF	SUPPLY	external supply (5V or 3.3V)
4	TSTIN_BDS	IO	input for digital test / baud rate select; output
			for analog test
5	SAVE	OUT	save pin
6	DIV	IN	internal clock divider 2:1 active
7	VCC	POWER	external power supply 5 V
8	CSA	ANALOG	current changing rate control
9	VSP	POWER	interstate voltage blocking capacitor
10	VB+	POWER	positive bus pin
11	VB-	POWER	negative bus pin
12	TXO	ANALOG	transmit output current (bus signal)
13	RxIN	ANALOG	capacitive coupling of bus signal
14	MODE0	IN	mode control pin 1
15	MODE1	IN	mode control pin 2
16	TESTMODE	IN	mode control pin 3
17	X1	IN	crystal oscillator pin 1, external clock
18	X2	IN	crystal oscillator pin 2
19	TSTOUT_TW	OUT	digital test / temperature signal
20	RxD	IN_HYST	data receive from host controller

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.



# 5 MECHANICAL SPECIFICATION

SOIC 20 (300 MIL)				
Dimensions (mm)				
min.		nom.	Max.	
Α	2.46	2.56	2.64	
A1	0.127	0.22	0.29	
A2	2.29	2.34	2.39	
В	0.35	0.41	0.48	
С	0.23	0.25	0.32	
D	12.70	12.83	12.95	
Е	7.42	7.52	7.59	
е	1.27 BSC			
Н	10.16	10.31	10.41	
h	0.25	0.33	0.41	
Ĺ	0.61	0.81	1.02	
α	0°	5°	8°	




The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

### 6 APPENDIX

# 6.1 Typical Application Circuits

## 6.1.1 Normal Mode




The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

<sup>&</sup>lt;sup>2)</sup> recommended (close to Pins VSP and VCC)

 $<sup>^{3)}</sup>$  Buffertime of VCC after SAVE active, see 1.2.13



# 6.1.2 Analogmode



The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.

 $<sup>^{\</sup>rm 1)}$  The maximum average power dissipation of the transmitting resistance of 1 W is valid for an active telegram rate of 50 %

<sup>&</sup>lt;sup>2)</sup> recommended (close to Pins VSP and VCC)

<sup>3)</sup> Buffertime of VCC after SAVE active, see 1.2.13



### 6.1.3 PART LIST \*)

No.	Component	Type/Value	Remarks
U1	IC	TP-UART-IC	
U2	Suppressor Diode	SMAJ43CA	Manufacturer: General Semiconductor
D1	Rectifier Diode	BYG21M	Fast rectifier, Manufaturer: Vishay, Temic
C1, C2	Capacitor	47nF/50V/ ±5%	Ceramic
C3	Capacitor	6,8uF/6.3V/ ±20%	Electrolytic, useful life at 105°C: 2000h
C4	Capacitor	100uF/16V/ ±20%	Electrolytic, useful life at 105°C: 2000h
C5, C6	Capacitor	10nF/50V/ ±10%	Ceramic
R1	Resistor	68/±5%	1W
Y1	Quarz	4.9152MHz/50ppm/30pF	

<sup>\*)</sup>additional components may be required because of EMC

#### 6.2 Galvanic Isolation

The interface pins TxD, RxD and TSTOUT\_TW are prepared for galvanic isolation with optocouplers. The interface output pins TxD and TSTOUT\_TW provide a driver current of 5 mA, thus the transmitting diode of an optocoupler can be connected directly. The interface input pin RxD is implemented as a Schmitt Trigger. There are no additional level shifters after the output of the optocoupler necessary.

In Normal Mode it is possible to recognize a reset via TxD without an additional optocoupler. Please refer to 3.2.2. A busvoltage breakdown can also be monitored if in quiescent state the transmitting diode belonging to TxD is active.

The data contained herein are subject to change without notice. Siemens does not warrant for correctness or completeness of the documentation or that the products described are qualified for certification.

The reproduction, transmission or use of this document or it's contents is not permitted without express written authority. All rights, including right created by patent grant or registration of a utility model or design, are reserved. Technical changes reserved.